<aside> 💡
number of rotations, bitwidth, integer, pragma, if loop
</aside>
Baseline
Timing: +--------+----------+----------+------------+ | Clock | Target | Estimated| Uncertainty| +--------+----------+----------+------------+ | ap_clk | 10.00 ns | 7.290 ns | 2.70 ns | +--------+----------+----------+------------+
Latency: +---------+---------+----------+----------+-----+-----+---------+ | Latency (cycles) | Latency (absolute) | Interval | Pipeline| | min | max | min | max | min | max | Type | +---------+---------+----------+----------+-----+-----+---------+ | 224 | 224 | 2.240 us | 2.240 us | 225 | 225 | no | +---------+---------+----------+----------+-----+-----+---------+
Resource Utilization: +----------------+---------+-----+------+------+-----+ | Name | BRAM_18K| DSP | FF | LUT | URAM| +----------------+---------+-----+------+------+-----+ | Total | 0 | 21 | 1719 | 2676 | 0 | | Available | 280 | 220 |106400| 53200| 0 | | Utilization (%)| 0 | 9 | 1 | 5 | 0 | +----------------+---------+-----+------+------+-----+
Optimized fixed point and no mults
Timing: +--------+----------+----------+------------+ | Clock | Target | Estimated| Uncertainty| +--------+----------+----------+------------+ | ap_clk | 10.00 ns | 7.222 ns | 2.70 ns | +--------+----------+----------+------------+
Latency: +---------+---------+----------+----------+-----+-----+---------+ | Latency (cycles) | Latency (absolute) | Interval | Pipeline| | min | max | min | max | min | max | Type | +---------+---------+----------+----------+-----+-----+---------+ | 56 | 56 | 0.560 us | 0.560 us | 57 | 57 | no | +---------+---------+----------+----------+-----+-----+---------+
Resource Utilization: +----------------+---------+-----+------+------+-----+ | Name | BRAM_18K| DSP | FF | LUT | URAM| +----------------+---------+-----+------+------+-----+ | Total | 0 | 2 | 1891 | 6478 | 0 | | Available | 280 | 220 |106400| 53200| 0 | | Utilization (%)| 0 | ~0 | 1 | 12 | 0 | +----------------+---------+-----+------+------+-----+
bitwidth 20